Espressif Systems /ESP32-P4 /ASSIST_DEBUG /CORE_1_INTR_ENA

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as CORE_1_INTR_ENA

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (CORE_1_AREA_DRAM0_0_RD_ENA)CORE_1_AREA_DRAM0_0_RD_ENA 0 (CORE_1_AREA_DRAM0_0_WR_ENA)CORE_1_AREA_DRAM0_0_WR_ENA 0 (CORE_1_AREA_DRAM0_1_RD_ENA)CORE_1_AREA_DRAM0_1_RD_ENA 0 (CORE_1_AREA_DRAM0_1_WR_ENA)CORE_1_AREA_DRAM0_1_WR_ENA 0 (CORE_1_AREA_PIF_0_RD_ENA)CORE_1_AREA_PIF_0_RD_ENA 0 (CORE_1_AREA_PIF_0_WR_ENA)CORE_1_AREA_PIF_0_WR_ENA 0 (CORE_1_AREA_PIF_1_RD_ENA)CORE_1_AREA_PIF_1_RD_ENA 0 (CORE_1_AREA_PIF_1_WR_ENA)CORE_1_AREA_PIF_1_WR_ENA 0 (CORE_1_SP_SPILL_MIN_ENA)CORE_1_SP_SPILL_MIN_ENA 0 (CORE_1_SP_SPILL_MAX_ENA)CORE_1_SP_SPILL_MAX_ENA 0 (CORE_1_IRAM0_EXCEPTION_MONITOR_ENA)CORE_1_IRAM0_EXCEPTION_MONITOR_ENA 0 (CORE_1_DRAM0_EXCEPTION_MONITOR_ENA)CORE_1_DRAM0_EXCEPTION_MONITOR_ENA

Description

core1 monitor enable configuration register

Fields

CORE_1_AREA_DRAM0_0_RD_ENA

Core1 dram0 area0 read monitor enable

CORE_1_AREA_DRAM0_0_WR_ENA

Core1 dram0 area0 write monitor enable

CORE_1_AREA_DRAM0_1_RD_ENA

Core1 dram0 area1 read monitor enable

CORE_1_AREA_DRAM0_1_WR_ENA

Core1 dram0 area1 write monitor enable

CORE_1_AREA_PIF_0_RD_ENA

Core1 PIF area0 read monitor enable

CORE_1_AREA_PIF_0_WR_ENA

Core1 PIF area0 write monitor enable

CORE_1_AREA_PIF_1_RD_ENA

Core1 PIF area1 read monitor enable

CORE_1_AREA_PIF_1_WR_ENA

Core1 PIF area1 write monitor enable

CORE_1_SP_SPILL_MIN_ENA

Core1 stackpoint underflow monitor enable

CORE_1_SP_SPILL_MAX_ENA

Core1 stackpoint overflow monitor enable

CORE_1_IRAM0_EXCEPTION_MONITOR_ENA

IBUS busy monitor enable

CORE_1_DRAM0_EXCEPTION_MONITOR_ENA

DBUS busy monitor enbale

Links

() ()